VNU-UET Repository: No conditions. Results ordered -Date Deposited.
https://eprints.uet.vnu.edu.vn/eprints/
1. This is a multi-institution subject-based repository.
2. Subject Specialities:
(a) Multidisciplinary
(b) Science General
(c) Mathematics and Statistics
(d) Physics and Astronomy
(e) Technology General
(f) Computers and IT
(g) Electrical and Electronic Engineering
(h) Mechanical Engineering and Materials
3. The repository is restricted to:
(a) Journal articles
(b) Bibliographic references
(c) Conference and workshop papers
(d) Theses and dissertations
(e) Unpublished reports and working papers
(f) Books, chapters and sections
(g) Multimedia and audio-visual materials
(h) Software
(i) Patents
(j) Other special item types
4. Deposited items may include:
(a) working drafts
(b) submitted versions (as sent to journals for peer-review)
(c) accepted versions (author's final peer-reviewed drafts)
(d) published versions (publisher-created files)
5. Items are individually tagged with:
(a) their version type and date.
(b) their peer-review status.
(c) their publication status.
6. Principal Languages: English; Vietnamese; French
Thu, 28 Mar 2024 15:28:25 +0700Thu, 28 Mar 2024 15:28:25 +0700en Copper-Filled Through-Silicon Vias with Parylene-HT Liner
https://eprints.uet.vnu.edu.vn/eprints/id/eprint/1580/
Bui, Thanh Tung and Naoya, Watanabe and Xiaojin, Cheng and Fumiki, Kato and Katsuya, Kikuchi and Masahiro, Aoyagi (2016) Copper-Filled Through-Silicon Vias with Parylene-HT Liner. IEEE Transactions on Components, Packaging, and Manufacturing Technology, 6 (4). pp. 510-517. ISSN 2156-3950 Investigation of a Microchannel-based Cooling Interposer for High-Performance Memory-on-Logic 3DIC Designg
https://eprints.uet.vnu.edu.vn/eprints/id/eprint/844/
Melamed, Samson and Hashino, Masaru and Fumiki, Kato and Shunsuke, Nemoto and Bui, Thanh Tung and Katsuya, Kikuchi and Hiroshi, Nakagawa (2013) Investigation of a Microchannel-based Cooling Interposer for High-Performance Memory-on-Logic 3DIC Designg. In: The 15th Electronics Packaging Technology Conference, 2013, Singapore. High Accuracy, Fine Pitch Chip Stacking Based on Flip Chip Technology with Micro Bump Interconnects
https://eprints.uet.vnu.edu.vn/eprints/id/eprint/840/
Bui, Thanh Tung and Motohiro, Suzuki and Naoya, Watanabe and Katsuya, Kikuchi and Fumiki, Kato and Shunsuke, Nemoto and Aoyagi, Masahiro (2013) High Accuracy, Fine Pitch Chip Stacking Based on Flip Chip Technology with Micro Bump Interconnects. In: International Conference in Advanced Manufacturing for Multifunctional Miniaturised Devices, July 2013, Zweibrucken, Germany.