Design of a C-Band Low-Noise Block Front-end for Satellite Receivers

Article in International Journal of Applied Engineering Research · May 2016

4 authors, including:

Tran Van Hoi
Vietnam National University, Hanoi

7 PUBLICATIONS 1 CITATION

All in-text references underlined in blue are linked to publications on ResearchGate, letting you access and read them immediately.
Design of aC-Band Low-Noise Block Front-end for Satellite Receivers

Tran Van Hoi  
Faculty of Electronics and Communications Technology,  
Broadcasting College 1, Voice of Viet Nam, Ha Nam, Viet Nam  
E-mail: tranvanhoi@vov.org.vn

Nguyen Xuan Truong  
Faculty of Electronics and Communications Technology,  
Broadcasting College 1, Voice of Viet Nam, Ha Nam, Viet Nam  
E-mail: nguyenxuantruong@vov.org.vn

Ngo Thi Lanh  
Faculty of Electronics and Communications Technology,  
Broadcasting College 1, Voice of Viet Nam, Ha Nam, Viet Nam  
E-mail: ngothilanh@vov.org.vn

Bach Gia Duong  
Electronics and Telecommunications Center, Faculty of Electronics and Telecommunications, University of Engineering and Technology, Viet Nam National University, Ha Noi, Viet Nam  
E-mail: duongbg@vnu.edu.vn

Abstract:  
This paper describes the study, design and fabrication of a C-band low-noise block front-end for satellite receivers. The front-end consists of a low-noise amplifier, two band pass filters in C-band and L-band, a down-converter and an intermediate frequency amplifier. To reduce noise figure and increase bandwidth, the low-noise amplifier was designed using T-type of matching network with negative feedback. The down-converter used a voltage controlled oscillator with phase locked loop to reduce the phase noise. The front-end converts input signals from C-band (3.4 GHz-4.2 GHz) to the L-band (950 MHz-1750 MHz). The low-noise block has successfully been designed and fabricated with parameters: Overall gain is greater than 60 dB; the noise figure is less than 1dB; phase noise of local oscillator obtains-107.57dBc/Hz at 50KHz.

Keywords: Bandpass filter, Low noise block, Low noise amplifier, Voltage controlled oscillator, Satellite communication

Introduction

A low-noise breakdown-converter (LNB) is a part of a receiver system, which is used for the satellite communication or wireless communications service. It is the device in front of a satellite dish to pick up very low-level microwave signals from the satellite, then amplifying it, converting to lower frequency bands. The output signals are sent to an in-door set-top box for finer channel selection. A diagram of the low-noise block front-end can be found in Fig.1. Input signals to a LNB are polarized vertical or horizontal to go through a bandpass filter, only allowing the intended band of microwave frequencies to pass through. Thensignals are amplified by a low-noise amplifier (LNA), after that go to the mixer. At the mixer, output signals are in the L-band to come through the second bandpass filter and feed them to the intermediate frequency (IF) amplifier.

This work demonstrates a design and implementation of a down-converter front-end used for C-band satellite receivers. To design a front-end receiver with the best characteristic in the entire system, we have to solve those major challenges remain. The first of them is to achieve a low-noise figure (NF), higher gain and sufficient bandwidth. Some results were published to optimize parameters of LNA and local oscillator [1]-[3]. In the proposed design, a two-stage LNA and IF amplifier using discrete pHEMT amplifiers can accomplish this goal. The first-stage amplifier was designed using negative feedback with T-type of matching network to reduce noise figure and increase bandwidth. The second stage is designed for high gain and wideband. The second challenge is to achieve low phase noise, spurious free signal with a sufficient power level of voltage controlled oscillator (VCO) [3], [4]. Therefore, the local oscillator use voltage controlled oscillator combine phase locked loop frequenciesynthesizer and a single-stage amplifier.

Under these conditions, the paper is organized as follows. Section 2 describes the design and simulation of LNB. Section 3 presents the fabrication and experimental results. Section 4 summarizes the conclusions of the presented work.

![Figure 1: Low-noise block front-end diagram.](image)
Design of a Bandpass Filter
At the input receiver, the first bandpass filter (BPF1) has a center frequency of 3.8 GHz with passband from 3.4 GHz to 4.2 GHz or fractional bandwidth of 21%. The second bandpass filter (BPF2) passes the frequency from 0.95 GHz to 1.75 GHz, so it has a center frequency of 1.35 GHz and fractional bandwidth of 60% [6].

There are some methods of designing bandpass filters such as: Eind-coupled, parallel-coupled, hairpin, interdigital and stub bandpass filters... However, the hairpin bandpass filter was chosen, because it has open-circuited ends and compact configuration.

The Chebyshev filter and FR4 substrate was chosen with parameters: five-pole and ripple of 0.1 dB, substrate height 1.5 mm, loss tangent is 0.001 and dielectric constant is 4.34. A procedure of the design can be found in [7], the simulated results shown in the fig 2 and 3.

Design of a low noise amplifier
In order to achieve bandwidth 800 MHz and high gain, we suppose the design of the LNA has two-stage cascade amplifier based on the design of single-stage one. The center frequency in the first stage is 3.7 GHz and the second stage is 3.9 GHz. The configuration of two-stage cascade LNA illustrated the Fig.4.

The value of R1 and R2 can be calculated from followed equation [8].

\[ R_1 = \frac{2d}{R_2} \frac{1}{g_m} \left( 1 - \frac{Z_m}{Z_{in}} \right) \quad (1) \]

\[ R_2 = Z_0 \left( 1 + |S_{21}| \right) \quad (2) \]

From equation (3), it can be seen that S21 depends only on R2 and not on the transistor parameters. Therefore, gain flattening can be achieved by negative feedback. When using the negative feedback, the phase of S21 has a portion where the output voltage is in phase with the input voltage. So, to solve this problem, an inductor is often connected in series with R2.

The SPF-3043 transistor with low noise figure and high associated gain was chosen for the amplifier design. Applying the negative feedback equation and the help of a computer aid design (CAD) tool to calculate S-parameters of the feedback network and the noise figure (4).

\[ F = F_{min} + \frac{4R_N}{Z_o} \left( \frac{1}{1 + \Gamma_{n}^2} \right) \quad (4) \]
The S-parameter is then used for the design of the input and output matching networks using Smith chart [9]. To obtain the minimum noise figure in the first stage, the reflection coefficient $\Gamma_3$ look into the source is equal to $\Gamma_{\text{opt}}$, where $\Gamma_{\text{in}}$ is set to be the conjugate of $\Gamma_3$ and $\Gamma_{\text{out}}$ is set to be the conjugate of $\Gamma_L$.

In the second stage, it will be designed to obtain the maximum gain. In order to transfer the maximum power from the input matching networks to the transistor will occur when $\Gamma_3 = \Gamma_{\text{in}} = S_1^*$; and the maximum power transfer from the transistor to the output matching network will occur when $\Gamma_L = \Gamma_{\text{out}} = S_{22}^*$.

The completed LNA with two stages was shown in Fig. 6. To meet the high IIP3 (third order input intercept point), the transistor will be biased at $I_{DS} = 30\,mA$, $V_{DD} = 5\,V$ and $V_{GS} = -0.3\,V$.

The initial simulations to test the LNA performance were done with the S-parameter file of the transistor with ADS software. The Fig. 7 displays the $S_{21}$ parameter which has been achieved: overall gain is greater than 34 dB from 3.4 GHz to 4.2 GHz and the value of reverse isolation ($S_{12}$) is very good in working band.

Similarly, the IF amplifiers also designed using a two-stage cascade amplifier which based on the design of single-stage one. The center frequency of the first stage IF amplifier is 1.3 GHz and the second stage is 1.5 GHz. The input and output matching networks are designed to obtain a maximum gain. The VCO amplifier is designed using a narrow-band amplifier at the center frequency of 2.45 GHz.

**Design of the voltage controlled oscillator and mixer**

The voltage controlled oscillator (VCO) produces a fixed output frequency and must have extremely high stability as well as satisfying amplitude (in dBm). The design specifications of the VCO operates at 2.45 GHz to create the intermediate frequency output ranging from 950 MHz to 1750 MHz. A structure of the VCO can be found in Fig. 10.
In order to stable oscillator frequency, our solution uses monolithic integrated synthesizer ADF4113 from Analog Devices. This part has been designed to implement local oscillators in the up-conversion and down-conversion sections of wireless receivers and transmitters. The ADF4113 includes a low-noise digital phase frequency detector, a precision charge pump, a programmable reference divider, a dual modulus prescaler and two programmable counters. Data are transferred into the synthesizer by a three-wire serial interface. The advantages of this part are low current consumption at low supply voltage and small dimensions (TSSOP16 package).

The frequency of the reference oscillator TCXO placed on the board is 10 MHz. The ADF4113 includes a 24 bit input shift register, 14 bit R counter, and 19 bit N counter comprised of a 6 bit A counter and a 13 bit B counter. The loop filter was designed for an RF output of 2.45 GHz, a PFD frequency of 1 MHz, a prescaler value of 16/17. The lock detector indicates the lock state of the PLL. The VCO CVCO33BE-2400-2500 from Crystek Corporation is selected. Supply voltage and tuning voltage of the VCO is 5VDC, which is the same supply voltage of ADF4113.

Low noise block down-converter utilizes the heterodyning technique to down-convert the S, C, Ku frequency to the IF. It mixes an internal fixed frequency with the incident one, and the output is a series of signals at the sum and the difference of the two inputs to the mixer. A mixer is a three-port device that uses a nonlinear element to achieve frequency conversion. Operation of single-ended mixers used a monolithic integrated circuit uPC2757TB from California Eastern Laboratories. The schematic of VCO can be found in Fig.11.

**Experimental results**

The LNB has been tested, and the consequent measurements on the Network Analyzer 37369D have confirmed the designed parameters. The fig.12 determines the maximum gain of LNA is 25.4 dB at 4.05 GHz and circuit amplifies wideband from 3.4 to 4.2 GHz with gain is greater than 22 dB, compared to 20 dB of paper [10] when using quarter wave transformer matching. The Fig.13 shows that the reverse isolation is good agreement between the simulated and measured results can be observed.
Looking into the results in Fig. 14 and 15, both simulated and measured results show the similar response. Whereas the measured $S_{11}$ resonates at 3.5 GHz and 4.05 GHz, compared to 3.7 GHz and 4.0 GHz of the simulation. However, the measured results have been observed to be greater than simulation.

The magnitude of $S_{22}$ clearly illustrates the quite good output impedance matching. Although the measured results have impedance matching to be larger than simulation, but they both display $S_{22}$ value are acceptable and satisfy the requirement set.

Similarly, intermediate frequency amplifier has been tested on the Network Analyzer with maximum gain is 33.769 dB at 1.346 GHz and circuit amplifies wide band from 0.6 to 2.1 GHz with gain is greater than 30 dB. Due to matching networks are designed to obtain maximum gain. The VCO amplifier has been tested with gain is 16.652 dB at 2.45 GHz and input impedance matching is quite good.

Fig. 16 shows the noise figure measurement, the noise figure of 0.85 dB is from 3.4 GHz to 4.2 GHz. This value shows that noise figure was enhanced by using negative feedback circuit in the first-stage amplifier, compared to 1.2 dB of paper [10] when not using feedback circuit.
The achieved results of the oscillator circuit are all performed using spectrum analyzer NS-265 from 9 KHz to 26.5 GHz meeting the requested command about stability and amplitude. Figure 20, 21 have shown that the power of the oscillator is 3.33 dBm at 2.45 GHz and the power of VCO amplifier is 12.46 dBm with the phase noise reaches -107.57 dBc/Hz at 50KHz. This value is better than the VCO using discrete elements in paper [10].

Table 1 shows comparison results of recently LNBs. The proposed method provides available wideband, high gain with low phase noise.

Table 1: Comparison of recently LNBs

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Input frequency</td>
<td>3.4GHz-4.2GHz</td>
<td>1.26GHz-1.268GHz</td>
<td>3.4GHz-4.2GHz</td>
</tr>
<tr>
<td>Output frequency</td>
<td>0.95GHz-1.75GHz</td>
<td>247MHz</td>
<td>0.95GHz-1.75GHz</td>
</tr>
<tr>
<td>Overall gain</td>
<td>41dB</td>
<td>37 dB</td>
<td>60dB</td>
</tr>
<tr>
<td>Local oscillator</td>
<td>2.45GHz</td>
<td>1.022 GHz</td>
<td>2.45GHz</td>
</tr>
<tr>
<td>Phase noise</td>
<td>-108.63dBc/Hz at 100KHz</td>
<td>-103.3dBc/Hz at 50KHz</td>
<td>-107.57dBc/Hz at 50KHz</td>
</tr>
</tbody>
</table>

Conclusion

This research presented design and fabrication aC-band low-noise block front-end for satellite receivers. The paper also proposed methods to increase gain, bandwidth and decrease noise figure by using negative feedback circuit and optimized matching networks in the first stage of LNA. Besides, the VCO circuit used PLL frequency synthesizer to increase phase noise. The results show that the LNBs had better performances in overall gain, noise figure and phase noise of local oscillator. This LNB was using in the Vinasat satellite receivers with automatic detection mechanism and auto tracking satellite [12].

References


