%0 Conference Paper
%A Thonnart, Yvain
%A Tran, Xuan Tu
%A Vivet, Pascal
%A Beigne, Edith
%A Clermidy, Fabien
%A Durupt, Jean
%B 2009 International Conference on Advanced Technologies for Communications
%C Haiphong, Vietnam
%D 2009
%F SisLab:11
%T An Asynchronous Low-Power Innovative Network-on-Chip including Design-for-Test capabilities
%U https://eprints.uet.vnu.edu.vn/eprints/id/eprint/11/
%X The demands of scalable, low latency and power efficient System-On-Chip interconnect cannot be satisfied only by point-to-point or shared-bus interconnects. By providing more bandwidth at reasonable power consumption, new communication infrastructures like NoCs seem promising, but are still limited by implementation issues. We present in this paper an Asynchronous Network-on-Chip architecture with two main innovations. Firstly, an automatic power regulation scheme is proposed to dynamically save leakage and dynamic power consumption. Secondly, due to the current lack of testing methodology for asynchronous logic, we propose a novel DfT solution to allow acceptance of the asynchronous NoC. The proposed architecture has been fully implemented in a STMicroelectronics CMOS 65nm technology, integrated in a complex test-chip and fabricated.