eprintid: 2468
rev_number: 10
eprint_status: archive
userid: 4
dir: disk0/00/00/24/68
datestamp: 2017-06-03 10:07:05
lastmod: 2017-08-08 14:50:22
status_changed: 2017-06-03 10:07:05
type: article
metadata_visibility: show
creators_name: Tran, Xuan Tu
creators_name: Nguyen, Tung
creators_name: Phan, Hai Phong
creators_name: Bui, Duy Hieu
creators_id: tutx@vnu.edu.vn
creators_id: haiphongphan@gmail.com
creators_id: hieubd@vnu.edu.vn
corp_creators: VNU-UET
title: ​AXI-NoC: High-Performance Adaptation Unit for ARM Processors in Network-on-Chip Architectures
ispublished: pub
subjects: ECE
subjects: ElectronicsandComputerEngineering
subjects: isi
divisions: fac_fet
divisions: lab_sis
abstract: The increasing demand on scalability and reusability of system-on-chip design as well as the decoupling between computation and communication has motivated the growth of the Network-on-Chip (NoC) paradigm in the last decade. In NoC-based systems, the computational resources (i.e. IPs) communicate with each other using a network infrastructure. Many works have focused on the development of NoC architectures and routing mechanisms, while the interfacing between network and associated IPs also needs to be considered. In this paper, we present a novel efficient AXI (AMBA eXtensible Interface) compliant network adapter for NoC architectures, which is named an AXI-NoC adapter. The proposed network adapter achieves high communication throughput of 20.8Gbits/s and consumes 4.14mW at the operating frequency of 650MHz. It has a low area footprint (952 gates, approximate to 2,793um2 with CMOS 45nm technology) thanks to its effective hybrid micro-architectures and with zero latency thanks to the proposed mux-selection method.
date: 2017-08-01
date_type: published
publisher: IEICE
official_url: https://www.jstage.jst.go.jp/article/transfun/E100.A/8/E100.A_1650/_article
id_number: 10.1587/transfun.E100.A.1650
contact_email: tutx@vnu.edu.vn
full_text_status: none
publication: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
volume: E100-A
number: 8
pagerange: 1650-1660
refereed: TRUE
issn: 1745-1337
referencetext: [1] W. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks,” Proceedings of the 2001 Design Automation Conference, pp.684–689, 2001.
[2] B. Attia, W. Chouchene, A. Zitouni, and R. Tourki, “Network interface sharing for SoCs based NoC,” Proc. 2011 Int’l Conference on Communications, Computing and Control Applications, pp.1–6, 2011.
[3] T. Bjerregaard and J. Sparso, “A router architecture for connectionoriented service guarantees in the MANGO clockless network-onchip,” Proceedings of the 2005 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1226–1231, 2005.
[4] T. Bjerregaard, S. Mahadevan, R. Olsen, and J. Sparsoe, “An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip,” Proceedings of the 2005 International Symposium on System-on-Chip, pp.174–174, 2005.
[5] B. Attia, A. Zitouni, N. Abid, and R. Tourki, “A modular network interface adapter design for OCP compatibles NoCs,” International Journal of Computer and Network Security, 2009.
[6] S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. De Micheli, “Xpipes lite: a synthesis oriented design library for networks on chips,” Proceedings of the 2005 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1188–1193, 2005.
[7] A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, and P. Wielage, “An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration,” Proceedings of the 2004 Design, Automation Test in Europe Conference Exhibition (DATE), pp.878–883, 2004.
[8] J.J. Lecler and G. Baillieu, “Application driven network-on-chip architecture exploration & refinement for a complex SoC,” Design Automation for Embedded Systems, vol.15, no.2, pp.133–158, 2011.
[9] Arteris, “ARM AMBA ACE, AXI, OCP, or Any Transaction Protocols,” tech. rep., Available at Arteris website:
http://www.arteris.com/axi-protocol-arm-ace-ahb-apb, 2012.
[10] ARM, “White paper: CoreLink NIC Family,” tech. rep., Available at ARM website: https://www.arm.com/products/systemip/interconnect/corelink-nic-family.php, 2016.
[11] A. El Mrabti, F. Rousseau, F. Petrot, J. Martin, R. Lemaire, and E. Vaumorin, “Design environment for the support of configurable network interfaces in NoC-based platforms,” Proceedings of the 2010 International Conference on Embedded Computer Systems (SAMOS), pp.63–70, July 2010.
[12] S. Saponara, T. Bacchillone, E. Petri, L. Fanucci, R. Locatelli, and M. Coppola, “Design of a noc interface macrocell with hardware support of advanced networking functionalities,” IEEE Transactions on Computers, vol.99, 2012.
[13] M. Ruaro, F.B. Lazzarotto, C.A. Marcon, and F.G. Moraes, “Dmni: A specialized network interface for noc-based mpsocs,” 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1202–1205, May 2016.
[14] E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, “An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-level Design Framework,” Proceedings of the ASYNC’05, New York, pp.54–63, March 2005.
[15] N.K. Dang, T.V. Le-Van, and X.T. Tran, “FPGA implementation of a low latency and high throughput network-on-chip router architecture,” Proceedings of the 2011 International Conference on Integrated Circuits and Devices in Vietnam (ICDV), pp.112–116, 2011.
[16] D. Matos, M. Costa, L. Carro, and A. Susin, “Network interface to synchronize multiple packets on NoC-based systems-on-chip,” Proceedings of the 18th IEEE/IFIP VLSI System on Chip Conference (VLSI-SoC), pp.31–36, 2010.
[17] J. Sparso, E. Kasapaki, and M. Schoeberl, “An area-efficient network interface for a TDM-based network-on-chip,” Proceedings of the 2012 Design, Automation Test in Europe Conference Exhibition (DATE), pp.31–36, 2010.
citation:   Tran, Xuan Tu and Nguyen, Tung and Phan, Hai Phong and Bui, Duy Hieu  (2017) ​AXI-NoC: High-Performance Adaptation Unit for ARM Processors in Network-on-Chip Architectures.  IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, E100-A  (8).   pp. 1650-1660.  ISSN 1745-1337