VNU-UET Repository

Light-weight Spiking Neuron Processing Core for Large-scale 3D-NoC based Spiking Neural Network Processing Systems

Ikechukwu, Ogbodo Mark and Vu, The H. and Dang, Nam Khanh and Abdallah, Abderazek Ben (2020) Light-weight Spiking Neuron Processing Core for Large-scale 3D-NoC based Spiking Neural Network Processing Systems. In: The 7th IEEE International Conference on Big Data and Smart Computing, Jeju, Korea. (In Press)

WarningThere is a more recent version of this item available.
[img] PDF
Restricted to Repository staff only

Download (2MB)


With the increasing demand for computing machines that more closely model the biological brain, the field of neuro-inspired computing has progressed to the exploration of Spiking Neural Networks (SNN), and to best the challenges of conventional Von Neumann architecture, several hardware-based (neuromorphic) chips have been designed. A neuromorphic chip is based on spiking neurons which process input information only when they receive spike signals. Given a sparsely-distributed input spike train, the power consumption for such event-driven hardware would be reduced since large portions of the network that are not driven by incoming spikes can be set into a powergated mode. The challenges that need to be solved toward building in hardware such a spiking neuromorphic chip with a massive number of synapse include building small-sized spiking neuro-cores with low-power consumption, efficient neurocoding scheme, and lightweight on-chip learning algorithm. In this paper, we present the hardware implementation and evaluation of a light-weight spiking neuron processing core (SNPC) for our 3DNoC SNN processor, and the design of its on-chip learning block. The SNPC embeds 256 Leaky Integrate and Fire (LIF) neurons, and crossbar based synapses, covering a chip area of 0.12mm2. Its performance is evaluated using MNIST dataset, achieving an inference accuracy of 97.55%.

Item Type: Conference or Workshop Item (Lecture)
Subjects: Electronics and Communications
Divisions: Key Laboratory for Smart Integrated Systems (SISLAB)
Depositing User: Khanh N. Dang
Date Deposited: 20 Dec 2019 04:33
Last Modified: 20 Dec 2019 04:33

Available Versions of this Item

Actions (login required)

View Item View Item