VNU-UET Repository

A lightweight Max-Pooling method and architecture for Deep Spiking Convolutional Neural Networks

Nguyen, Duy Anh and Tran, Xuan Tu and Dang, Nam Khanh and Iacopi, Francesca (2020) A lightweight Max-Pooling method and architecture for Deep Spiking Convolutional Neural Networks. In: 2020 16th IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS), 8-10 December 2020, Ha Long Bay, Vietnam.

[img] PDF
Restricted to Registered users only

Download (7MB) | Request a copy
Official URL: https://apccas2020.org/

Abstract

The training of Deep Spiking Neural Networks (DSNNs) is facing many challenges due to the non-differentiable nature of spikes. The conversion of a traditional Deep Neural Networks (DNNs) to its DSNNs counterpart is currently one of the prominent solutions, as it leverages many state-of-the-art pre-trained models and training techniques. However, the conversion of max-pooling layer is a non-trivia task. The state-of-the-art conversion methods either replace the max-pooling layer with other pooling mechanisms or use a max-pooling method based on the cumulative number of output spikes. This incurs both memory storage overhead and increases computational complexity, as one inference in DSNNs requires many timesteps, and the number of output spikes after each layer needs to be accumulated. In this paper, we propose a novel max-pooling mechanism that is not based on the number of output spikes but is based on the membrane potential of the spiking neurons. Simulation results show that our approach still preserves classification accuracies on MNIST and CIFAR10 dataset. Hardware implementation results show that our proposed hardware block is lightweight with an area cost of 15.3k Gate Equivalent, at a maximum frequency of 300 MHz.

Item Type: Conference or Workshop Item (Paper)
Subjects: Electronics and Communications
Electronics and Communications > Electronics and Computer Engineering
ISI/Scopus indexed conference
Divisions: Faculty of Electronics and Telecommunications (FET)
Key Laboratory for Smart Integrated Systems (SISLAB)
Depositing User: Prof. Xuan-Tu Tran
Date Deposited: 11 Dec 2020 03:30
Last Modified: 11 Dec 2020 03:30
URI: http://eprints.uet.vnu.edu.vn/eprints/id/eprint/4244

Actions (login required)

View Item View Item