An Overview of H.264 Hardware Encoder Architectures including Low-Power Features

Nguyen, Ngoc Mai and Bui, Duy Hieu and Dang, Nam Khanh and Beigne, Edith and Lesecq, Suzanne and Vivet, Pascal and Tran, Xuan Tu (2014) An Overview of H.264 Hardware Encoder Architectures including Low-Power Features. REV Journal on Electronics and Communications, 4 (1-2). pp. 34-43. ISSN 1859-378X

PDF Download (5MB)

Abstract

H.264 is the most popular video coding standard with high potent coding performance. For its efficiency, the H.264 is expected to encode real-time and/or high-definition video. However, the H.264 standard also requires highly complex and long lasting computation. To overcome these difficulties, many efforts have been deployed to increase encoding speed. Besides, with the revolution of portable devices, multimedia chips for mobile environments are more and more developed. Thus, power-oriented design for H.264 video encoders is currently a tremendous challenge. This paper discusses these trends and presents an overview of the state of the art on power features for different H.264 hardware encoding architectures. We also propose the VENGME's design, a particular hardware architecture of H.264 encoder that enables applying low-power techniques and developing power-aware ability. This low power encoder is a four-stage architecture with memory access reduction, in which, each module has been optimized. The actual total power consumption, estimated at Register-Transfer-Level (RTL), is only 19.1mW.

Item Type:	Article
Subjects:	Electronics and Communications Electronics and Communications > Electronics and Computer Engineering
Divisions:	Faculty of Electronics and Telecommunications (FET) Key Laboratory for Smart Integrated Systems (SISLAB)
Depositing User:	Prof. Xuan-Tu Tran
Date Deposited:	27 Dec 2014 11:42
Last Modified:	17 Jan 2017 02:14
URI:	http://eprints.uet.vnu.edu.vn/eprints/id/eprint/425

Actions (login required)

View Item