VNU-UET Repository

Items where Author is "Durupt, Jean"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 6.

Article

Tran, Xuan Tu and Thonnart, Yvain and Durupt, Jean and Beroulle, Vincent and Robach, Chantal (2009) Design-for-Test Approach of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application. IET Computers & Digital Techniques, 3 (5). pp. 487-500. ISSN 1751-8601

Conference or Workshop Item

Thonnart, Yvain and Tran, Xuan Tu and Vivet, Pascal and Beigne, Edith and Clermidy, Fabien and Durupt, Jean (2009) An Asynchronous Low-Power Innovative Network-on-Chip including Design-for-Test capabilities. In: 2009 International Conference on Advanced Technologies for Communications, Haiphong, Vietnam.

Tran, Xuan Tu and Thonnart, Yvain and Durupt, Jean and Beroulle, Vincent and Robach, Chantal (2008) A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application. In: Proceedings of the 2nd ACM/IEEE International Symposium on Networks-on-Chips (NOCS 2008).

Tran, Xuan Tu and Durupt, Jean and Bertrand, François and Beroulle, Vincent and Robach, Chantal (2007) How to Implement an Asynchronous Test Wrapper for Network-on-Chip Nodes. In: Informal Proceedings of the 12th IEEE European Test Symposium (ETS).

Tran, Xuan Tu and Beroulle, Vincent and Bertrand, François and Durupt, Jean and Robach, Chantal (2006) A DFT Architecture for Asynchronous Networks-on-Chip. In: The 11th IEEE European Test Symposium (ETS), 2006, Prague, Czech.

Tran, Xuan Tu and Beroulle, Vincent and Durupt, Jean and Robach, Chantal and Bertrand, François (2006) Design-for-Test of Asynchronous Networks-on-Chip. In: The 9th IEEE Symposium on Design and Diagnostics of Electronics Circuits and Systems (DDECS'06), 2006, Prague, Czech.

This list was generated on Thu Feb 9 07:29:31 2023 +07.